New Floating Capacitance Multipliers
نویسندگان
چکیده
In this paper, a technique for realizing a floating capacitance multiplier based on the use of dual output current conveyors and grounded capacitance is proposed. Its multiplication factor can be tuned by changing the ratio of resistors. Moreover, the circuit is easily modified to electronically tunable floating capacitance multiplier by using current controlled conveyor. Simulation results are obtained to show adequate agreement with theory. Keyword: current conveyor, capacitance multiplier
منابع مشابه
*PBHD: An Efficient Graph Representation for Floating Point Circuit Verification
BMDs, HDDs, and K*BMDs provide compact representations for functions which map Boolean vectors into integer values, but not floating point values. In this paper, we propose a new data structure, called Multiplicative Power Binary Hybrid Diagrams (*PBHDs), to provide a compact representation for functions that map Boolean vectors into integer or floating point values. The size of the graph to re...
متن کاملDevelopment of a Scalable FPGA-Based Floating Point Multiplier Summary
This paper presents the implementation of a general purpose, scalable architecture used to synthesize floating point multipliers on FPGAs. Although several implementations of floating point units targeted to FPGAs have been previously reported, most of them are customized for specific applications. This new implementation is different in the sense that it accepts as a user parameter the operand...
متن کاملExtraction of Mos Capacitance in Fowler-nordheim Regime Using the Floating Gate Technique
The floating gate technique (FGT) is a very sensitive method to measure very low level leakage currents in MOS capacitors. This indirect technique requires the precise knowledge of the capacitance of the structure under test. We have studied the impact of the capacitance model (classic or quantum) and of polysilicon gate depletion effect. We have shown that for 7.2 nm thin EEPROM tunnel oxides,...
متن کاملCombined Integer and Variable Precision (CIVP) Floating Point Multiplication Architecture for FPGAs
In this paper, we propose an architecture/methodology for making FPGAs suitable for integer as well as variable precision floating point multiplication. The proposed work will of great importance in applications which requires variable precision floating point multiplication such as multi-media processing applications. In the proposed architecture/methodology, we propose the replacement of exis...
متن کاملCombined IEEE Compliant and Truncated Floating Point Multipliers for Reduced Power Dissipation
Truncated multiplication can be used to significantly reduce power dissipation for applications that do not require correctly rounded results. This paper presents a power efficient method for designing floating point multipliers that can perform either correctly rounded IEEE compliant multiplication or truncated multiplication, based on an input control signal. Compared to conventional IEEE flo...
متن کامل